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 High-speed serial data streams are sent without an 
accompanying clock signal
 Unwanted effects of long interconnections and other 
stress factors on the communication link distort the 
transmitted data signal
 The receiver recreates a clock  signal (timing 
information) from the received data signal
 Using the recovered clock, the digital data is extracted 
from the detoriated signal and can be further 
processed
Why Clock and Data Recovery circuits are indispensable
Clock and Data Recovery Binary phase detector
Clock, you’re too 
slow. Speed up!
Clock, you’re too 
fast. Slow down!
Close match between the simulation results and the developed theory
Fast determination of instability
 Stability = essential property of the system
 New method is 1000x faster than brute-force simulation
 Further analytical approximations lead to simple equations for a 
quick check !
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 Non-linearity →  hard to analyze
 Solution: quasi-linearization technique
Developed theory Simulation Developed theory Simulation
